

IN THE CLAIMS

Please amend the claims to the following.

1. (Currently Amended) A system for maintaining cache coherency in a CMP comprising:
an integrated circuit including
~~one or more~~ a plurality of processor cores, wherein the plurality of ~~one or more~~ processor cores each include a private cache;
a shared cache ~~separate from the plurality of cores~~ to be shared by the plurality of processor ~~one or more processor~~ cores, wherein the shared cache is to generate a first message to invalidate the block in a second processor core of the plurality of processor cores and provide a write acknowledgement to a requesting processor core, in response to receiving a write request referencing a block from the requesting processor core and the block not being owned; and
a ring to connect the plurality of ~~one or more~~ processor cores and the shared cache, the ring to transmit the first message to the requesting processor core and second processor core.

2. (Canceled)

3. (Currently Amended) The system of claim 1 wherein the shared cache includes one or more banks, wherein the one or more cache banks is responsible for a subset of a physical address space of the system, and wherein the block is associated with a physical address of the physical address space of the system.

1 4. (Currently Amended) The system of claim 1 [[3]] wherein the first message
2 includes an InvalidateAndAcknowledge message, and wherein the shared cache
3 is to generate the InvalidateAndAcknowledge message, further in response to the
4 block being present in the shared cache and the second processor core being a
5 custodian for the block, ~~the one or more~~ cache banks is responsible for a subset
6 ~~of a physical address space of the system.~~

1 5. (Currently Amended) The system of claim 1 wherein the first message includes
2 an InvalidateAllAndAcknowledge message, and wherein the shared cache is to
3 generate the InvalidateAllAndAcknowledge message, further in response to the
4 block not being present in the shared cache and none of the plurality of processor
5 cores being a custodian for the block, ~~the one or more~~ processor cores are write-
6 thru.

1 6. (Currently Amended) The system of claim [[5]] 1 wherein the plurality of ~~one or~~
2 ~~more~~ processor cores writes data through to the shared cache.

1 7. (Currently Amended) The system of claim 1 wherein the plurality of ~~one or more~~
2 processor cores each include[[s]] a merge buffer, and wherein each of the merge
3 buffers are to coalesce multiple stores to a same block.

1 8. (Currently Amended) The system of claim 1 [[7]] wherein the shared cache is to
2 fetch a second block from a memory and generate a write acknowledge message
3 to provide a write acknowledgement to the requesting processor core in response
4 to receiving a second write request referencing the second block, the second block
5 not being present in the shared cache and not being owned by any of the plurality
6 of processor cores data is stored in the merge buffer.

1 9. (Currently Amended) The system of claim 8 wherein the shared cache is to
2 generate an evict message to evict a third block from an owning processor core
3 and generate a second write acknowledge message to provide a second write
4 acknowledgment to the requesting processor core in response to receiving a third
5 write request referencing the third block, the third block being present in the
6 shared cache and the owning processor core of the plurality of cores owns the
7 third block ~~the merger buffer purges data to the shared cache.~~

1 10. (Currently Amended) The system of claim 1 wherein a bank of the shared cache
2 is to be a home location for a non-overlapping portion of a physical address space
3 associated with the block, ~~the one or more processor cores accesses data from the~~
4 shared cache.

1 11. (Currently Amended) The system of claim 7 [[8]] wherein each private cache of
2 the plurality of cores are not to hold dirty data, and wherein each of the merger
3 buffers are to hold the dirty data ~~coalesces multiple stores to a same block.~~

1 12. (Original) The system of claim 1 wherein the ring is a synchronous, unbuffered
2 bidirectional ring interconnect.

1 13. (Currently Amended) The system of claim 12 wherein ~~a~~ the first message has a
2 fixed deterministic latency around the ring interconnect.

1 14. (Currently Amended) An apparatus comprising:
2 an integrated circuit including: a plurality of cores and a shared memory
3 connected in a ring, the shared memory ~~cache~~ ~~being separate from the~~
4 ~~plurality of cores, wherein each of the plurality of cores includes a private~~
5 ~~cache memory, and wherein the shared memory is to be~~ accessible by each
6 of the plurality of cores, wherein each of the plurality of cores includes a
7 private memory and a merge buffer to purge data to the shared memory,
8 and wherein the shared memory is to generate an evict message
9 referencing an address to an owning processor core of the plurality of
10 cores in response to receiving a read request referencing the address from
11 a requesting core of the plurality of cores and the owning processor core
12 owning a block associated with the address.

1 15. (Currently Amended) The apparatus of claim 14, wherein the ~~plurality of cores~~
2 ~~and the shared memory are connected in a ring~~ includes with a synchronous
3 unbuffered bi-directional ring interconnect.

1 16. (Previously Added) The apparatus of claim 14, wherein the shared memory is a
2 shared cache including a plurality of blocks, and wherein the shared cache is
3 capable of holding each of the plurality of blocks in a cache coherency state.

1 17. (Previously Added) The apparatus of claim 16, wherein the cache coherency
2 state for each of the plurality of blocks is selected from a group consisting of (1) a
3 not present state, (2) a present and owned by a core of the plurality of cores state,
4 (3) a present, not owned, and custodian is a core of the plurality of cores state,
5 and (4) a present, not owned, and no custodian state.

1 18. (Currently Amended) A[[n]] system comprising:
2 a processor including: a plurality of cores and a shared memory separately to be
3 coupled together with an unbuffered bi-directional ring interconnect,
4 wherein each of the plurality of cores is to be associated with a private
5 cache memory, ~~and wherein~~ the shared memory is to be accessible by each
6 of the plurality of cores, and the shared memory is to include a plurality of
7 blocks, each of the plurality of blocks capable of being held in a not
8 present state, a present and owned by a core of the plurality of cores state,
9 a present, not owned, and a core of the plurality of cores is a custodian
10 state, and a present, not owned, and no core of the plurality of cores is a
11 custodian state; and
12 a system memory associated with the processor to hold elements to be stored by
13 the shared memory.

1 19. (Currently Amended) The ~~system apparatus~~ of claim 18, wherein each of the
2 plurality of blocks is a home location for a subset of a physical address space, the
3 ~~shared memory is a shared cache including a plurality of blocks, and wherein the~~
4 ~~shared cache is capable of holding each of the plurality of blocks in a cache~~
5 ~~coherency state.~~

1 20. (Currently Amended) The ~~system apparatus~~ of claim 19, wherein the shared
2 cache is to generate a first message to invalidate a requested block in all cores of
3 the plurality of cores except for a requesting core of the plurality of cores, in
4 response to receiving a write request referencing the requested block from the
5 requesting core and requested block being held in the present, not owned, and no
6 core of the plurality of cores is a custodian state, the cache coherency state for
7 each of the plurality of blocks is selected from a group consisting of (1) a not
8 present state, (2) a present and owned by a core of the plurality of cores state, (3)
9 a present, not owned, and custodian is a core of the plurality of cores state, and
10 (4) a present, not owned, and no custodian state.